Y Input voltage level translation from 5V to 3V Y Ideal for low power low noise 3 3V applications Y Available in SOIC JEDEC SOIC EIAJ and TSSOP packages Y Guaranteed simu.

Y Available in SOIC JEDEC SOIC EIAJ and TSSOP packages Y Guaranteed simultaneous switching noise level and dy- namic thr.

The LVX125 contains four independent non-inverting buffers with TRI-STATE outputs The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems Features Y Input voltage level translation from 5V to 3V Y Ideal for low power.

74LVX112

74LVX132

74LVX138

74LVX14

74LVX157

74LVX161284

74LVX161284A

74LVX16244

74LVX16245

74LVX163

74LVX16373

74LVX174

74LVX00